NXP Semiconductors /MIMXRT1011 /AIPSTZ1 /OPACR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OPACR3

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TP0)OPAC310 (TP0)OPAC300 (TP0)OPAC290 (TP0)OPAC280 (TP0)OPAC270 (TP0)OPAC260 (TP0)OPAC250 (TP0)OPAC24

OPAC24=TP0, OPAC31=TP0, OPAC25=TP0, OPAC27=TP0, OPAC29=TP0, OPAC30=TP0, OPAC28=TP0, OPAC26=TP0

Description

Off-Platform Peripheral Access Control Registers

Fields

OPAC31

Off-platform Peripheral Access Control 31

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

OPAC30

Off-platform Peripheral Access Control 30

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

OPAC29

Off-platform Peripheral Access Control 29

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

OPAC28

Off-platform Peripheral Access Control 28

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

OPAC27

Off-platform Peripheral Access Control 27

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

OPAC26

Off-platform Peripheral Access Control 26

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

OPAC25

Off-platform Peripheral Access Control 25

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

OPAC24

Off-platform Peripheral Access Control 24

0 (TP0): Accesses from an untrusted master are allowed.

1 (TP1): Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

Links

() ()